



SR5030 Variable Voltage I/O Module For SR5000 Digital Test Subsystem

- 16 Input and 16 Output Pins per Module
- 4 Programmable Input and Output Levels per Module
- 64K Vectors per Channel
- 50 MHz Data Rate
- RAM-Backed and Algorithmic Pattern Generation
- NRZ, RZ, RONE, RTC, and RI Output Data Formats Supported
- 10 Timing Generators per Module
- 100 ps Edge Placement Resolution

Variable Voltage I/O

The SR5030 provides a variable voltage interface to the unit under test (UUT). Up to 20 SR5030 I/O modules can be controlled by the SR5010 Timing/Control Module for a total of 320 I/O pins. The inputs and outputs of the SR5030 can operate over a range of -6 volts to +15 volts. This range is sufficient to cover TTL, CMOS, ECL, and most military and non-standard logic levels. The SR5030 Variable Voltage I/O Module contains 16 stimulus and 16 response channels on a single VXI C-size card.

Seven Distinct I/O Memory Types

The SR5030 I/O Module contains seven separate memory banks, each 64K vectors in depth, for generating stimulus patterns, expected response patterns, and recording UUT response data.

The Stimulus Memories contain the Output, Algorithmic and Tristate

patterns, which are used to define the stimulus output to the UUT. The Response Memories contain the Expect, Algorithmic, and Mask patterns, which are used to define the expected response from the UUT.

Record Memory is used to store either the UUT response data or the result of the comparison between the UUT response data and the Expect pattern. It is operated independently in a manner much like a logic analyzer. A sixteen-level state machine and nine system-wide digital comparators are used to control what data is saved in the memory. In addition to the record memory, each input channel is provided with a 16-bit CCITT CRC register for Signature Analysis applications.


Timing and Voltage Control

Each I/O module contains 10 separate timing generators for stimulus and response edge placement. Output pins can select from 4 timing generators to define the leading and trailing edges of each stimulus pin. Groups of eight output pins share an independent set of 4 timing generators for a total of 8 stimulus timing generators per card. Response pins can select from 2 response timing generators to define the sample and compare edges, or the 2 response timing generators can be combined together for window compare with glitch detection.

The output high and low voltages and the input logic threshold voltage are independently user programmable in groups of four channels. The output skew rate is internally controlled according to the output level.

Multiple Data Formats

Stimulus pins may be independently programmed for any of the following formats: Non Return to Zero (NRZ), Return to Zero (RZ), Return to One (RONE), Return to Complement (RC) and Return to Inhibit (RI).



www.interfacetech.com • (909) 595-6030



SR5030 SPECIFICATIONS*

16

16

Channels per Module:

Inputs Outputs

Memory Types:

Stimulus Response Record

Memory Depth:

Output Drivers:

Туре Voh Vol **Output Swing Output Current Output Protection** Abs Max Volt **Output Impedance** Voltage Resolution Absolute Accuracy Slew Rate

Data Formats:

RΖ NRZ RONE RC RI

Output Timing:

Clock Pairs

Delay Range Pulse Width Resolution

Delay Accuracy

Pulse Width

Skew:

Same Module SR5030-SR5030

Input Receivers:

Type Input Thresh. Range Vth Resolution Vth Absolute Accuracy Input Hysteresis Input Resistance Input Termination

Output, Tristate, Algorithmic Expect, Mask, Algorithmic

65,500 vectors

Variable Voltage -5.5 V to +15 V, unterminated -6.0 V to +14.5 V, unterminated 0.5 V to 21 V p-p, unterminated ± 50 mA, maximum Current and temperature -7.0 V to +16 V (high Z) 50 ohms, ± 10% 0.01 volt 0.1 volt 1 volt/ns, nominal: internally controlled according to output level

Return to Zero Non-Return to Zero Return to One Return to Complement Return to Inhibit/Tristate

4 total per card (assert/deny) 2 per eight channels 10 ns, min. (high or low) 100 ps, non-monotonic 2.0 ns, typ; 3.0 ns, max. (single channel) 3.0 ns, typ; 5.0 ns, max. Accuracy

±2 ns typical, ±4 ns maximum

±3 ns typical, ±5 ns maximum

Variable Threshold -6 V to +12 V 0.01 V 0.1 V 60 mV p-p, typical 30k ohms, typical to Vth Jumper selectable: none, 50 ohms to ground, or 50 ohms to -2.0 V

Input Sample / Compare Modes:

Formats Range Resolution Accuracy

Edge / window One period clock cycle 100 psec ±1 ns typical; ±2 ns maximum

Input Timing:

Number of Timing Clocks

Input Delay Range **Clock Separation** Resolution

Two per card (edge mode); one per card (window mode) One clock period 10.0 ns, minimum 100 ps, non-monotonic; 2.0 ns, monotonic

VXI Specifications

Interface Compatibility:

Туре	Register-based, servant only (controlled by SR5010)	
Revision	1.3 and 1.4	
Size	C-size, single slot	
Configuration	Static	
Memory	2 MB VME A32/D32	

Power Requirements:

+5.0 volts	5.0 A	25.0 W
-5.2 volts	2.5 A	13.0 W
+12.0 volts	0.1 A	1.20 W
+24.0 volts	1.6 A	38.4 W
-24.0 volts	0.75 A	18.0 W
-12.0 volts	0.1 A	1.20 W
-2.0 volts	2.0 A	4.00 W
Total Power		100.8 W (max.)

Cooling Requirements:

Per-slot Average Airflow

101 W (max.) 8 L/sec @ 0.38 mm water pressure for 10°C temperature rise

Environmental Specifications:

Temperature

Humidity

Software Drivers:

National Instruments National Instruments 5% to 95% relative, noncondensing

Storage = -40°C to +75°C Operating = $0^{\circ}C$ to +45°C

LabView LabWindows/CVI

* Specifications subject to change without notice.

One clock period 2.0 ns, monotonic